1. Introduction and motivation {#s0005}
==============================

Supply chain optimisation has become an integral part of any global company with a complex manufacturing and distribution network. For many companies, inefficient distribution plan can make a significant difference to the bottom line. Modelling a complete distribution network from the initial materials to the delivery to the customer is very computationally intensive. With increasing supply chain modelling complexity in ever-changing global geo-political environment, fast adaptability is an edge. A company can model the impact of currency exchange rate changes, import tax policy reforms, oil price fluctuations and political events such as Brexit, Covid-19 before they happen. Such modelling requires fast optimisation algorithms.

Mixed Integer Linear Programming (MILP) tools such as Cplex are commonly used to optimise various supply chain networks ([@b0070]). Although MILP tools can obtain an optimum solution for a large variety of linear models, not all real-world supply chain models are linear. Furthermore, MILP is computationally expensive and on large instances can fail to produce an optimal solution. For that reason, many alternative algorithmic approaches (heuristics, meta-heuristics, fuzzy methods) have been explored to solve large-complex SC models ([@b0070]). One of these algorithms is the Ant Colony Optimization (ACO), which can be well mapped to real-world problems such as routing ([@b0215]) and scheduling ([@b0330]). Supply Chain Optimization Problem (SCOP) includes both, finding the best route to ship a specific order and finding the most optimal time to ship it, such that it reaches expected customer satisfaction while minimising the total cost occurred. Although other metaheuristics algorithms exist in the literature for solving SCOPs, such as Genetic Algorithm (GA) ([@b0015], [@b0320]) and Simulated Annealing (SA; [@b0075], [@b0170]), ACO was chosen due to the long history of the algorithm applied to various vehicle routing ([@b0115], [@b0335]) and supply chain ([@b0025], [@b0190]) problems with great solution quality and speed. Also, a recent study in ([@b0270]) concluded that compared to GA and SA, the ACO performs the best for routing problems such as the Travelling Salesman Problem (TSP).

Ant colony algorithms try to mimic the observed behaviour of ants inside colonies to solve a large range of optimisation problems. Since the introduction by Marco Dorigo in 1992, many variations and hybrid approaches of Ant Colony algorithms have been explored ([@b0300], [@b0130]). Most ant colony algorithms consist of two distinct stages -- solution construction and pheromone feedback to other ants. Typically, an artificial ant builds its solution from the pheromone left from previous ants, therefore allowing communication over many iterations via a *pheromone matrix* and converges to a better solution. The process of solution creation and pheromone update is repeated over many iterations until the termination criterion is reached; this can be either total number of iterations, total computation time or dynamic termination.

Researchers in ([@b0290]) compared an industrial optimisation-based tool -- IBM ILOG Cplex with their proposed ACO algorithm. It was concluded that the proposed algorithm covered 94% of optimal solutions on small problems and 88% for large-size problems while consuming significantly less computation time. Similarly, ([@b0310]) compared ACO and Cplex performance on multi-product and multi-period Inventory Routing Problem. On small instances, ACO reached 95% of the optimal solution while on large instances performed better than time-constrained Cplex solver. Furthermore, ACO implementations of Closed-Loop Supply Chain (CLSC) have been proposed; CLSC contains two parts of the supply chain -- forward supply and reverse/return. ([@b0280]) solved CLSC models, where the ACO implementation outperformed commercial MILP (Cplex) on nonlinear instances and obtained 98% optimal solution with 40% less computation time on linear instances.

Academic literature suggests that Graphical Processing Units (GPUs) are very suitable for solving benchmark routing problems such as Travelling Salesman Problem (TSP), with speedups of up to 60x ([@b0325]) and even 172x ([@b0350]) when compared to the sequential CPU implementation. This paper aims to explore if the same ACO architectures that are so well suited for TSP can be applied for a real-world supply chain optimisation problem. Furthermore, investigate what hardware architectures are the best suited for the supply chain problem solved.

The paper is structured as follows: [Section 2](#s0010){ref-type="sec"} explores the current state of the art parallel implementations of ACO across CPU, GPU and Xeon Phi; [Section 3](#s0035){ref-type="sec"} introduces the hardware and software solutions used; [Section 4](#s0055){ref-type="sec"} described the real-world problem being solved; [Section 5](#s0075){ref-type="sec"} details the parallel ACO implementations and [Section 6](#s0080){ref-type="sec"} compares the results. Finally, [Section 7](#s0120){ref-type="sec"} concludes the paper.

2. Parallel Ant Colony Optimization {#s0010}
===================================

Since the introduction of ACO in 1992, numerous ACO algorithms have been applied to many different problems, and many different parallel architectures have been explored previously. ([@b0200]) specifies 5 of such architectures:•[Parallel Independent Ant Colonies]{.ul} -- each ant colony develop their solutions in parallel without any communication in-between;•[Parallel Interacting Ant Colonies]{.ul} -- each colony creates a solution in parallel and some information is shared between the colonies;•[Parallel Ants]{.ul} -- each ant builds solution independently, then all the resulting pheromones are shared for the next iteration;•[Parallel Evaluation of Solution Elements]{.ul} -- for problems where fitness function calculations take considerably more time than the solution creation[;]{.ul}•[Parallel Combination of Ants and Evaluation of Solution Elements]{.ul} -- a combination of any of the above.

Researchers have tried to exploit the parallelism offered from recent multi-core CPUs ([@b0195]), along with clusters of CPUs ([@b0095], [@b0305]) and most recently GPUs ([@b0240]) and Intel's many-core architectures such as Xeon Phi ([@b0210]). Breakdown of the strategies and problems solved are shown in [Table 1](#t0005){ref-type="table"} .Table 1ACO architecture and hardware configurations explored. LAC - Longest Common Subsequence Problem, MKP - Multidimensional Knapsack Problem, TSP - Travelling Salesman problem. IAC -- Independent Ant Colonies, IntAC -- Interactive Ant Colonies, PA -- Parallel Ants.Task parallelism, IACTask parallelism, IntACTask parallelism, PAData parallelism, PACPUScheduling ([@b0245])Scheduling ([@b0245])TSP ([@b0090], [@b0315])\
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During the search, an Ant has to keep track of the existing state meta-data, for instance Travelling Salesman Problem only need to keep the record of what cities have been visited as part of problem constraint. However, real-life problems have a lot more constraints and therefore requires a lot of meta-data storage during solution creation. This paper explores such problem in the supply chain domain. [Table 2](#t0010){ref-type="table"} shows the most common problems solved by ACO and their corresponding associated constraints/meta-data required during solution creation.Table 2Meta-data required during solution creation based on problem type.ProblemMeta-data required during solution creationCommentScheduling2Resource and precedence constraintsTSP1Has the city been visitedProtein Folding1Has the sequence been visitedMKP1Total weight per knapsackLAC1Tracking of current position in stringEdge detection1Has edge already been visited**Supply chain (this paper)3Capacity, daily order, freight weight constraints**

2.1. CPU {#s0015}
--------

Parallel ACO CPU architectures have been applied to various tasks -- for example, ([@b0245]) applied ACO for supply chain scheduling problem in mining domain. Authors managed to reduce the execution time from one hour (serial) to around 7 min. Both ([@b0220]) and ([@b0010]) used ACO for image edge detection with varying results, ([@b0220]) achieved a speedup of 3--5 times while ([@b0010]) managed to reduce sequential runtime by 30%. Most commonly, ACO has been applied to the Travelling Salesman Problem (TSP) benchmarks. For instance, ([@b0315]) proposed ACO approach with randomly synchronised ants, the strategy showed a faster convergence compared to other TSP approaches. Moreover, authors in ([@b0340]) proposed a new multi-core Single Instruction Multiple Data (SIMD) model for solving TSPs. Similarly, both ([@b0045]) and ([@b0105]) tries to solve large instances of TSP (up to 200 k and 20 k cities, respectively) where the architectures are limited to the size of the pheromone matrix. ([@b0105]) discusses such limitations and proposes a new pheromone sharing for local search -- effective heuristics ACO (ESACO), which was able to compute TSP instances of 20 k. In contrast, authors in ([@b0045]) eliminate the need for pheromone matrix and store only the best solutions similar to the Population ACO. Furthermore, researchers implement a Partial Ant, also known as the cunning ant, where ant takes an existing partial solution and builds on top of it. Speedups of as much as 1200x are achieved compared to sequential Population ACO.

Generally, CPU parallel architecture implementations come down to three programming approaches - Message Passing Interface (MPI) parallelism, OpenMP parallelism ([@b0005]) and data parallelism with the vectorisation of SIMD. For instance, ([@b0140]) explored both master--slave and coarse-grained strategies for ACO parallelisation using MPI. It was concluded that fine-grained master--slave policy performed the best. ([@b0065]) used MPI with ACO to accelerate Maximum Weight Clique Problem (MWCP). The proposed algorithm was comparable to the ones in literature and outperformed Cplex solver in both -- time and performance. Moreover, authors in ([@b0100]) implemented parallel ACO for solving Flow shop scheduling problem with restrictions using MPI. Compared to the sequential version of the algorithm, 93 node cluster achieved a speedup of 16x. ([@b0165]) compared ACO parallel implementation on MPI and OpenMP on small vector estimation problem. It was found that maximum speedup of OpenMP was 24x while MPI -- 16x. Furthermore, ([@b0340]) explored the multi-core SIMD CPU with OpenCL and compared it to the performance of the GPU. It was found optimised parallel CPU-SIMD version can achieve similar solution quality and computation time than the state of art GPU implementation solving TSP.

2.2. Xeon Phi {#s0020}
-------------

Intel's Xeon Phi Many Integrated Core (MIC) architecture offers many cores on the CPU (60--72 cores per node) while offering lower clock frequency. Few researchers have had the opportunity to research ACO on the Xeon Phi architecture. For instance, ([@b0255]) showed how utilising L1 and L2 cache on Xeon Phi coprocessor allowed a speedup of 42x solving TSP compared to sequential execution. Due to the nature of SIMD features such as AVX-512 on Xeon Phi, researchers in both ([@b0250]) and ([@b0155]) proposed a vectorisation model for roulette wheel selection in TSP. In the case of ([@b0155]), a 16.6x speedup was achieved compared to sequential execution. To the best of the authors\' knowledge, Xeon Phi and ACO parallelism have not been explored to any other problem except TSP.

2.3. GPUs {#s0025}
---------

General Purpose GPU (GPGPU) programming is a growing field in computer science and machine learning. Many researchers have tried exploiting latest GPU architectures to speed optimise the convergence of ACO. ACO GPU implementation expands to many fields, such as edge detection ([@b0050], [@b0055]), protein folding ([@b0150]), solving Multidimensional Knapsack Problems (MKPs) ([@b0080]) and Vertex colouring problems ([@b0175]). Moreover, researchers have used GPU implementations of ACO for classification ([@b0260], [@b0085]) and scheduling ([@b0120], [@b0295]) with various speedups compared to the sequential execution.

However, the majority of publications are solving Travelling Salesman Problems ([@b0125]), although useful for benchmarking and comparison, little characteristics transfer to other application areas. For instance, highly optimised local memory on GPU (Compute Unified Device Architecture - CUDA) can significantly speed up the execution for TSP. However, when applied to real-life problems where additional restrictions and metadata is required to build a solution, most of the data needs to be stored on much slower global memory. Authors in ([@b0090]) did extensive research comparing server, desktop and laptop hardware solving TSP instances on both CUDA and OpenCL. Although there are a couple of ACO OpenCL implementations on GPU ([@b0160], [@b0180]), the majority of studies use CUDA. For instance, ([@b0285]) implemented a GPU-based ACO and achieved a speedup of 40x compared to sequential ACS. Similarly, a 22x speedup was obtained in ([@b0265]) solving pr1002 TSP and 44x on fnl4461 TSP instance in ([@b0345]). However, there are also various hybrid approaches for solving TSP - ([@b0185]) uses parallel Cultural ACO (pCACO) (a hybrid of genetic algorithm and ACO). Research showed that pCACO outperformed sequential and parallel ACO implementations in terms of solution quality. Furthermore, ([@b0020]) solved TSP instances using ACO-PSO hybrid and authors in ([@b0145]) explored heterogeneous computing with multiple GPU architectures for TSP. Finally, authors in ([@b0230]) explored six different min--max ACO architectures on GPU and their performance on the TSP.

Although task parallelism has potential for a speedup, ([@b0030]) showed how data parallelism (vectorisation) on GPU could achieve better performance by proposed Independent Roulette wheel (I-Roulette). Authors then expanded the I-Roulette implementation in ([@b0040]), where SS-Roulette wheel was introduced. SS-Roulette stands for Scan and Stencil Roulette wheel. It mimics a sequential roulette wheel while allowing higher throughput due to parallelism. First, the Tabu list is multiplied by the probabilities and the results stored in a choice vector (*scan*). Then a stencil pattern is applied to the choice vector based on a random number to select an individual (*stencil)*. Further, ([@b0350]) implements a G-Roulette -- a grouped roulette wheel selection based on I-Roulette, where cities in TSP selection are grouped in CUDA warps[1](#fn1){ref-type="fn"} . An impressive speedup of 172x was achieved compared to the sequential counterpart.

2.4. Comparing hardware performances {#s0030}
------------------------------------

Fairly comparing parallel performances of different hardware architectures is by no means trivial. Most research compares a sequential CPU ACO implementation to one of the parallel GPUs, which is hardly fair ([@b0225]). In addition, unoptimised sequential code is compared to highly optimised GPU code. Such comparisons result in misleading and inflated speedups ([@b0240]). Furthermore, ([@b0160]) argues that often the parameter settings chosen for the sequential implementation is biased in favour of GPU. ([@b0240]) proposes criteria to calculate the real-world efficiency of two different hardware architectures by comparing the theoretical peak performances of GPU and CPU. While the proposed method is more appropriate, it still does not account for real-life scenarios where memory latency/speed, cache size, compilers and operating systems all play a role of the final execution time. Therefore, two different systems with similar theoretical floating-point operations per second running the same executable can have significantly different execution times.

Furthermore, in some instances, only execution time or solution quality is compared, rarely both are taken into consideration when analysing results.

3. Background {#s0035}
=============

This section briefly covers the tools and hardware-specific languages used in the implementation.

3.1. Parallel processing with OpenMP {#s0040}
------------------------------------

OpenMP[2](#fn2){ref-type="fn"} is a set of directives to a compiler that allows a programmer to create parallel tasks as well as vectorisation (Single Instruction Multiple Data - SIMD) to speed up execution of a program. A program containing parallel OpenMP directives starts as a single thread. Once directive such as *\#pragma omp parallel* is reached, the main thread will create a thread pool and all methods within the *\#pragma* region will be executed in parallel by each thread in the thread group. Moreover, once the thread reaches the end of the region, it will wait for all other threads to finish before dissolving the thread group and only the main thread will continue.

Furthermore, OpenMP also supports nesting, meaning a thread in a thread-group can create its own individual thread-group and become the master thread for the newly created thread-group. However, thread-group creation and elimination can have significant overhead and therefore, thread-group re-use is highly recommended ([@b0205]).

This paper utilises both *omp parallel* and *omp simd* directives.

3.2. CUDA programming model {#s0045}
---------------------------

Compute Unified Device Architecture (CUDA) is a General-purpose computing model on GPU developed by Nvidia in 2006. Since then, this proprietary framework has been utilised in the high-performance computing space via multiple Artificial Intelligence (AI) and Machine Learning (ML) interfaces and libraries/APIs. CUDA allows writing C programs that take advantage of any recent Nvidia GPU found in laptops, workstations and data centres.

Each GPU contains multiple Streaming Multiprocessors (SM) that are designed to execute hundreds of threads concurrently. To achieve that, CUDA implements SIMT (Single Instruction Multiple-Threads) architecture, where instructions are pipelined for instruction-level parallelism. Threads are grouped in sets of 32 -- called *warps*. Each warp executes one instruction at a time on each thread. Furthermore, CUDA threads can access multiple memory spaces -- global memory (large size, slower), texture memory (read only), shared memory (shared across threads in the same SM, lower latency) and local memory (limited set of registers within each thread, fastest)[3](#fn3){ref-type="fn"} .

A batch of threads is grouped into a *thread-block*. Multiple thread-blocks create a *grid of thread blocks*. The programmer specifies the grid dimensionality at kernel launch time, by providing the number of thread-blocks and the number of threads per thread-block. Kernel launch fails if the program exceeds the hardware resource boundaries.

3.3. Xeon Phi knights landing architecture {#s0050}
------------------------------------------

Knights Landing is a product code name for Intel's second-generation Intel Xeon Phi processors. First-generation of Xeon Phi, named Knights Corner, was a PCI-e coprocessor card based on many Intel Atom processor cores and support for Vector Processing Units (VPUs). The main advancement over Knights Corner was the standalone processor that can boot stock operating systems, along with improved power efficiency and vector performance. Furthermore, it also introduced a new high bandwidth Multi-Channel DRAM (MCDRAM) memory. Xeon phi support for standard x86 and x86-64 instructions, allows majority CPU compiled binaries to run without any modification. Moreover, support for 512-bit Advanced Vector Extensions (AVX-512) allows high throughput vector manipulations.

The Knights Landing cores are divided into tiles (typically between 32 and 36 tiles in total). Each tile contains two processor cores and each core is connected to two vector processing units (VPUs), shown in [Fig. 1](#f0005){ref-type="fig"} . Utilising AVX-512 and two VPUs, each core can deliver 32 dual-precision (DP) or 64 single-precision (SP) operations each cycle ([@b0235]). Furthermore, each core supports up to four threads of execution -- hyper threads where instructions are pipelined.Fig. 1Knights Landing tile with a larger processor die ([@b0235]).

Another introduction with the Knights Landing is the cluster modes and MCDRAM/DRAM management. The processor offers three primary cluster modes[4](#fn4){ref-type="fn"} -- All to all mode, Quadrant mode and Sub-Numa Cluster (SNC) mode and three memory modes -- cache mode, flat mode and hybrid mode. For a detailed description of the Knights Landing Xeon Phi architecture refer to ([@b0235]).

4. Problem description {#s0055}
======================

A real-world dataset of an outbound logistics network is provided by a global microchip producer. The company provided demand data for 9216 orders that need to be routed via their outbound supply chain network of 15 warehouses, 11 origin ports and one destination port (see [Fig. 2](#f0010){ref-type="fig"} ). Warehouses are limited to a specific set of products that they stock, furthermore, some warehouses are dedicated for supporting only a particular set of customers. Moreover, warehouses are limited by the number of orders that can be processed in a single day. A customer making an order decides what sort of service level they require -- DTD (Door to Door), DTP (Door to Port) or CRF (Customer Referred Freight). In the case of CRF, the customer arranges the freight and company only incur the warehouse cost. In most instances, an order can be shipped via one of 9 couriers offering different rates for different weight bands and service levels. Although most of the shipments are made via air transport, some orders are shipped via ground -- by trucks. The majority of couriers offer discounted rates as the total shipping weight increases based on different weight bands. However, a minimum charge for shipment still applies. Furthermore, faster shipping tends to be more expensive, but offer better customer satisfaction. Customer service level is out of the scope of this research.Fig. 2Graphical representation of the outbound supply chain. Each warehouse i is connected to one or many origin ports p. The shipping lane between origin port p and destination port j is a combination of courier c, service level s, delivery time t and transportation mode m.

[Fig. 2](#f0010){ref-type="fig"} shows a simplified example case of the supply chain model. Warehouses $i_{1}$ and $i_{2}$ can be supplied by either origin ports $p_{1}$ or $p_{2}$. In contrast, warehouse $i_{3}$ can only be supplied via origin port $p_{3}$ and warehouse $i_{15}$ can be only supplied by origin port $p_{11}$. In the example shipping lane $p_{1}j_{1}c_{1}s_{1}t_{1}m_{1}$ is chosen between $p_{1}$ and destination port $j_{1}$ with courier $c_{1}$, service level $s_{1}$, delivery time $t_{1}$ and transportation mode $m_{1}$.

4.1. Dataset {#s0060}
------------

Dataset ([@b0110]) is divided into seven tables, one table for all orders that need to be assigned a route -- *OrderList* table, and six additional files specifying the problem and restrictions. For instance, the *FreightRates* table describes all available couriers, the weight gaps for each lane and rates associated. The *shipping lane* refers to courier-transportation mode-service level combination between two shipping ports. The *PlantPorts* table describes the allowed links between the warehouses and shipping ports in the real world. Furthermore, the *ProductsPerPlant* table lists all supported warehouse-product combinations. The V*miCustomers* contains all edge cases, where the warehouse is only allowed to support specific customer, while any other non-listed warehouse can supply any customer. Moreover, the *WhCapacities* lists warehouse capacities measured in the number of orders per day and the *WhCosts* specifies the cost associated in storing the products in a given warehouse measured in dollars per unit.

4.2. Fitness function {#s0065}
---------------------

The main goal of optimisation is to find a set of warehouses, shipping lanes and couriers to use for the most cost-effective supply chain. Therefore the fitness function is derived from two incurred costs -- warehouse cost $\mathit{WC}_{\mathit{ki}}$ and transportation cost $\mathit{TC}_{\mathit{kpj}}$ in Eq. [(1)](#e0005){ref-type="disp-formula"}. The totalling cost is then calculated across all orders $k$ in the dataset.$$\mathbf{m}\mathbf{i}\mathbf{n}\sum_{\mathbf{k} = 1}^{\mathbf{l}}{({\mathbf{W}\mathbf{C}}_{\mathbf{k}\mathbf{i}} + {\mathbf{T}\mathbf{C}}_{\mathbf{k}\mathbf{p}\mathbf{j}})}$$where $\mathit{WC}_{\mathit{ki}}$ is warehouse cost for order$k$ at warehouse $i$and $\mathit{TC}_{\mathit{kpj}}$ is transportation cost for order $k$ between warehouse port $p$ and customer port $j$, the total number of orders $l.$ $${\mathbf{W}\mathbf{C}}_{\mathbf{k}\mathbf{i}} = \mathbf{q}_{\mathbf{k}} \times \mathbf{P}_{\mathbf{i}}$$where warehouse cost $\mathit{WC}_{\mathit{ki}}$ for order $k$ at warehouse $i$ is calculated in [(2)](#e0010){ref-type="disp-formula"}, by the number of units in order $q_{k}$ multiplied by the warehouse storage rate $P_{i}$ (*WhCosts* table).

Furthermore, transportation cost $\mathit{TC}_{\mathit{kpj}}$ for a given order *k* and chosen line between origin port *p* and destination port *j* is calculated by the algorithm in [Fig. 3](#f0015){ref-type="fig"} :Fig. 3Pseudocode for calculating order transportation cost.

where $s_{k}$ is the service level for order $k$,$p$ -- origin port, $j$-- destination port, $c$ -- courier, $s$ -- service level, $t$ -- delivery time, $m$ -- transportation mode. Furthermore, $M_{\mathit{pjcstm}}$ is the minimum charge for given line $\mathit{pjcstm}$, $w_{\mathit{kpjcstm}}$ is the weight in kilograms for order $k$ *.* $R_{\mathit{pjcstm}}$ is the freight rate (dollars per kilogram) for given weight gap based on the total weight for the line $\mathit{pjcstm}$ (*FreightRates* table).

The algorithm first checks what kind of service level the order requires, if the service level $s_{k}$ is equal to CRF (Customer Referred Freight) -- transportation cost is 0. Furthermore, if order transportation mode $m$ is equal to GROUND (order transported via truck), order transportation cost is proportional to the weight consumed by the order ($w_{\mathit{kpjcstm}}$) in respect of the total weight for given line $\mathit{pjcstm}$ and the rate charged by a courier for full track $R_{\mathit{pjcstm}}$. In all other cases, the transportation cost is calculated based on order weight $w_{\mathit{kpjcstm}}$ and the freight rate $R_{\mathit{pjcstm}}$. The freight rate is determined based on total weight on any given line $\mathit{pjcstm}$ and the corresponding weight band in the freight rate table. Furthermore, a minimum charge $M_{\mathit{pjcstm}}$ is applied in cases where the air transportation cost is less than the minimum charge.

4.3. Restrictions {#s0070}
-----------------

The problem being solved complies with the following constraints:$$\sum_{\mathbf{k} = 1}^{\mathbf{l}}\mathbf{o}_{\mathbf{k}\mathbf{i}} \leq \mathbf{C}_{\mathbf{i}}$$where $o_{\mathit{ki}}$ = 1 if order $k$ was shipped from warehouse $i$ and 0 otherwise. $C_{i}$ is the order limit per day for warehouse $i$ (*WhCapacities* table)*.* $$\sum_{\mathbf{k} = 1}^{\mathbf{l}}\mathbf{w}_{\mathbf{k}\mathbf{p}\mathbf{j}\mathbf{c}\mathbf{s}\mathbf{t}\mathbf{m}} \leq \mathbf{\max}\mathbf{F}_{\mathbf{p}\mathbf{j}\mathbf{c}\mathbf{s}\mathbf{t}\mathbf{m}}$$where $w_{\mathit{kpjcst}}$ is the weight in kilograms for order $k$ shipped from warehouse port $p$ to customer port $j$ via courier $c$ using service level $s$, delivery time $t$ and transportation mode $m$. $F_{\mathit{pjcstm}}$ is the upper weight gap limit for line $\mathit{pjcstm}$ (*FreightRates* table).$$\mathbf{k}_{\mathbf{z}} \in \mathbf{i}_{\mathbf{z}}$$where product $z$ for order $k$ belongs to supported products at warehouse $i$ (*ProductsPerPlant* table). Warehouses can only support given customer in the *VmiCustomers* table, while all other warehouses that are not in the table can supply any customer. Moreover, the warehouse can only ship orders via supported origin port, defined in *PlantPorts* table.

5. Methods and implementation {#s0075}
=============================

To solve the transportation network optimisation problem, we are using an Ant Colony System algorithm first proposed by ([@b0060]). Because ACO is an iterative algorithm, it does require sequential execution. Therefore, the most naïve approach for parallel ACO is running multiple Independent Ant Colonies (IAC) with a unique seed for the pseudo-random number generator for each colony (high-level pseudocode in [Fig. 4](#f0020){ref-type="fig"} ). Due to the stochastic nature of solution creation, it is, therefore, more probabilistic to reach a better solution than a single colony. This approach has the advantage of low overhead as it requires no synchronisation between the parallel instances during the search. At the very end of the search, the best solution of all parallel colonies is chosen as the final solution. The main disadvantage of IAC is that if one of the colonies finds a better solution, there is no way to improve all the other colony's fitness values.Fig. 4High-level pseudocode for Independent Ant Colonies (IAC) search algorithm.

Alternatively, the ACO search algorithm could also be letting the artificial ant colonies synchronise after every iteration. Therefore, all parallel instances are aware of the best solution and can share pheromones accordingly. High-level pseudocode of such Parallel Ant (PA) implementation is shown in [Fig. 5](#f0025){ref-type="fig"} . The main advantage of this architecture is that it allows efficient pheromone sharing, therefore converging faster. However, there is a high risk of getting stuck into local optima as all ants start iteration with the same pheromone matrix. Furthermore, synchronisation of all parallel instances after every iteration is costly.Fig. 5High-level pseudocode Parallel Ants (PA) search algorithm.

Both IAC and PA implementations are exploiting task parallelism -- each parallel instance (thread) gets a set of tasks to complete. An alternative approach would be to look at data parallelism and vectorisation. In such a strategy, each thread processes a specific section of the data and cooperatively complete the given task. Due to the highly sequential parts of ACO, it would not be practical to only use vectorisation alone. A more desirable path would be to implement vectorisation in conjugate to the task parallelism. In case of CPU, task parallelism can be done by the threads, while vectorisation is done by Vector Processing Units (VPUs) based on Advanced Vector Extensions 2 (AVX2) or AVX512. Moreover, in the case of GPU and CUDA -- task parallelism would be done at a thread-block level while data parallelism would exploit WARP structures. Parallel Ants with Vectorisation (PAwV) expands on the Parallel Ants architecture by introducing data-parallelism of solution creation and an alternative roulette wheel implementation -- SS-Roulette, first proposed in ([@b0035]). Local search in [Fig. 6](#f0030){ref-type="fig"} expands on the implementation in [Fig. 5](#f0025){ref-type="fig"} (lines 3--7). First, the *choiceMatrix* is calculated by multiplying the probability of the route to be chosen with the t*abuList* -- a list of still available routes (where 0 represents not available and 1 -- route still can be selected). A random number between 0 and 1 is generated to determine if a given route will be chosen based on exploitation or exploration. In the case of exploitation, the *choiceMatrix* is reduced to obtain the maximum and the corresponding route index. Furthermore, in the case of exploration, the route is chosen based on the SS-Roulette wheel described by ([@b0035]).Fig. 6High-level pseudocode for Parallel Ants with Vectorization (PAwV) search algorithm. Expanding on [Fig. 5](#f0025){ref-type="fig"}′ lines 3--7.

The main advantage of IAC is that it requires to synchronise between threads only at the start of the search and at the very end of the search, therefore keeping synchronisation overhead low. However, as there is no pheromone sharing, new better solutions cannot be shared across the parallel instances. In contrast, both PA and PAwV offers sharing of the best performing ants' pheromone before the next iteration begins. The potential drawback is that search might get stuck in local optimum as all parallel instances share the same pheromone starting point. Furthermore, pheromone sharing and therefore, synchronisation between threads is costly overhead, especially if performed after each iteration. The PAwV architecture exploits the use of SIMD instructions for further data parallelism inside the Ant's solution construction. [Table 3](#t0015){ref-type="table"} summarises these architectural features.Table 3Comparison of Independent Ant Colonies (IAC), Parallel Ants (PA) and parallel Ants with Vectorisation (PAwV) architectures.IACPAPAwVSynchronisation between threads during searchNoYesYesPheromone sharing between parallel instancesNoYesYesData parallelismNoNoYes

6. Experiments {#s0080}
==============

A sequential implementation of ACO described in ([@b0060]) is adapted from ([@b0275]) by altering the heuristic information calculation for a given route -- defined as a proportion of order's weight and the maximum weight gap (see Eq. [(2)](#e0010){ref-type="disp-formula"}). Furthermore, the ACO set of parameters were obtained from both work in ([@b0275]) and empirical experimentation. [Table 4](#t0020){ref-type="table"} summarises these algorithm hyperparameters. Moreover, we then implement three different Parallel ACO architectures -- Independent Ant Colonies (IAC), Parallel Ants (PA) and Parallel Ants with Vectorisation (PAwV) in C++ and CUDA C.Table 4Ant Colony System set of parameters for all configurations and architectures.ParameterValuePheromone evaporation rate (rho)0.1Weight on pheromone information (α)1Weight on heuristic information (β)8Exploitation to exploration ratio (q0)0.9

Experiments were conducted on three different hardware configurations -- CPU, GPU and Xeon Phi.

[Hardware a -]{.ul} *[CPU]{.ul}* •CPU: AMD Ryzen™ Threadripper™ 1950X (16 cores, 32 threads), running at 3.85 GHz.•RAM: 64 GB 2400 MHz DDR4, 4 channels.•OS: Windows 10 Pro, version 1703•Toolchain: Intel C++ 18.0 toolset, Windows SDK version 8.1, x64

[Hardware B -]{.ul} *[Xeon Phi]{.ul}* •CPU: Intel® Xeon Phi™ Processor 7250F (68 cores, 272 hyper-threads), running at 1.4 GHz. Clustering mode set to *Quadrant* and memory mode set to *Cache mode*.•RAM: 16 GB on-chip MCDRAM and 96 GB 2400 MHz DDR4 ECC.•OS: Windows Server 2016, version 1607•Toolchain: Intel C++ 18.0 toolset, Windows SDK version 8.1, x64, KMP_AFFINITY = scatter

[Hardware C -]{.ul} *[GPU]{.ul}* •CPU/RAM/OS -- see host Hardware A.•GPUs: 4x Nvidia GTX1070, 8 GB GDDR5 per GPU, 1.9 GHz core, 4.1 GHz memory. PCIe with 16x/8x/16x/8x.•Toolchain: Visual Studio v140 toolset, Windows SDK version 8.1, x64, CUDA 9.0, compute_35, sm_35

Hardware architecture C shares the same host CPU as Hardware A.

6.1. Benchmarks {#s0085}
---------------

It is crucial to consider both elapsed time and solution quality when referring to speed optimisation of optimisation algorithms. One could get superior convergence within iteration but, take twice as long to compute. Similarly, one could claim that the algorithm is much faster at completing a defined number of iterations but sacrifice solution quality. Furthermore, there is little point comparing sequential execution of one hardware platform to parallel implementation of another. A comparison should take into consideration all platform strengths and weaknesses and set up the most suitable configuration for a given platform.

To obtain a baseline fitness convergence rate at a various number of parallel instances, we create Iterations vs Parallel Instances matrix for all architectures. An example of such matrix for Parallel Ants is shown in [Table 5](#t0025){ref-type="table"} . The matrix is derived by averaging the resulting fitness obtained from 10 independent simulations with a unique seed value for each given Parallel Instances configuration. All configurations are run for *x* number of iterations, where *x* is based on the total number of solutions explored and is a function of the number of Parallel Instances. The total number of solutions explored is set to 768 k. The number of Parallel Instances is varied by $2^{n - 1}$ with maximum n of 11, i.e. 1024 parallel instances. The best value after every 5 iterations is also recorded.Table 5Parallel Ants fitness value baseline for different configurations of the number of parallel instances and the number of iterations. Each Parallel Instance data point is an average of 10 individual runs (table derived from 11\*10 = 110 runs). Expressed as a percentage of the proximity of the best-known solution (2,701,367.58). Colour-coded from worse -- in red, to the best -- in green.![](fx1_lrg.gif)

We then compute the number of iterations required to reach a specific solution quality for different ACO architectures in [Table 6](#t0030){ref-type="table"} , expressed as proximity to the best-known optimal solution. For the particular problem and dataset, the best solution is the total cost of 2,701,367.58. There are six checkpoints of solution quality ranging from 99% to 99.9%. Although at first 1% gain might not seem significant, one must remember that global supply chain costs are measured in hundreds of millions, and even 1% savings do affect the bottom line. Empty fields (-) represent instances where the ACO was not able to converge to given solution quality.Table 6The number of iterations required to reach a specific solution quality. Each data point in the table is an average of 10 individual runs. Empty fields (-) represent instances where ACO did not obtain specified solution quality in 768 k solutions explored. The solution quality is expressed as a percentage of the proximity of the best-know solution (2,701,367.58).**The number of iterations required to reach specific solution quality**Checkpoint of optimal solutionThe number of parallel instancesArchitecture12481632641282565121024Independent Ant Colonies99.00%303035303035303025252599.25%454540404540403535353599.50%31,68531,05529,55028,89529,07515,91010,950--------99.60%----------------------99.75%----------------------99.90%----------------------Parallel Ants99.00%302525252525201515151599.25%454040353535353530303099.50%31,685259065606055555555505099.60%----919026401951702307070656599.75%--------------68531014013599.90%------------------800675Parallel Ants with 5 sequential ant local search99.00%20151515151010101010599.25%303030303025302520252099.50%4006555555050505045454599.60%--77151601359065606560555599.75%--------663020515015513012512599.90%----------------460255160

On all experiments, IAC was able to obtain solution quality only below 99.6%. In contrast, PA and PA with 5 ant local search were able to achieve above 99.9% solution quality with 512 and 1024 parallel instances. Furthermore, IAC did not see any significant benefit of adding more parallel instances for 99% and 99.25% checkpoints.

In contrast, PA does benefit from the increase in the number of parallel instances. For instance, PA can obtain the same solution quality in half the number of iterations at 99% checkpoint (scaling of 2x for sequential vs 1024 parallel instances). Scaling of 633.7x in case of 99.5% checkpoint for sequential counterpart. Similarly, PA with 5 ant sequential local search has the same dynamics, with scaling of 4x at 99% checkpoint compared to sequential and 140x at 99.6% checkpoint compared to 2 and 1024 parallel instances. One can also note that at increased solution quality and a little number of parallel instances, PA with 5 ant local search also offers improved efficiency in terms of total solutions explored. For example, at the 99.5% checkpoint with 2 parallel instances, PA takes 2590 iterations, while PA with 5 ant local search only requires 65 (decrease of 40x iterations or 8x total solutions explored). However, in most instances, PA without any local search is more efficient.

6.2. Speed performance {#s0090}
----------------------

To evaluate speed performance, we ran each given configuration and parallel architecture for 500 iterations or 10 min wall-clock time (whichever happens first) and recorded the total number of iterations and wall-clock time for three independent runs. Then, average wall-clock time per iteration was calculated. It is essential to measure the execution time correctly, just purely comparing computation per kernel/method may not show the real-life impact. For that reason, total time is measured from the start of the memory allocation to the freeing of the allocated memory, however it does not include the time required to load the dataset into memory. This allows us to estimate, with reasonable accuracy, what is the wall-clock time needed to run a specific architecture and configuration to converge to a given fitness quality. Although running each given architecture and configuration 10 times would produce more accurate convergence rate estimates, it would also require significantly more computation time. Furthermore, all vectorised implementations went through iterative profiling and optimisation process to obtain the fastest execution time. To the best of the authors' knowledge, all vectorised implementations have been fully optimised for the given hardware.

### 6.2.1. CPU {#s0095}

ACO implementation of IAC, PA and PAwV was implemented in C++ and multiple experiments of the configurations are shown in [Table 7](#t0035){ref-type="table"} . Intel C++ 18.0 with OpenMP 4.0 was used to compile the implementation. KMP[5](#fn5){ref-type="fn"} (an extension of OpenMP) config was varied based on total hardware core and logical core count (16c,2t = 32 OpenMP threads).Table 7Hardware A wall-clock time per iteration, in seconds. KMP config is environment variable set as part of KMP_PLACE_THREADS, for all instances KMP_AFFINITY = scatter, optimisation level /O3, favour speed /Ot.**Hardware A - CPU computation time per iteration (in seconds)**ConfigurationThe number of Parallel InstancesKMP config12481632641282565121024IAC, double precision16c,1t0.0780.0810.0830.0850.1120.1960.3720.6911.3682.6615.26316c,2t0.1480.2770.5171.0022.0144.093PA, double precision16c,1t0.0820.0840.0850.0900.1150.2050.3830.7051.4112.7435.48316c,2t0.1530.2880.5391.0442.0884.220PAwV, double precision, AVX216c,1t0.0500.0530.0570.0580.0750.1310.2330.4260.8051.5473.10116c,2t0.1070.1890.3510.7491.5363.095PAwV, single precision, AVX216c,1t0.0490.0500.0520.0550.0660.1110.2060.3670.6991.3552.66416c,2t0.0880.1520.2750.5011.0061.975PAwV, single precision, AVX2, with 5 sequential ant local search16c,1t0.2120.2180.2270.2410.2640.4840.9181.7223.3806.75913.46116c,2t0.3470.6451.2222.3694.6599.704

Very similar results were obtained for both IAC double precision and PA double precision, with PA having around 5% overhead compared to IAC. In both instances, running 32 OpenMP threads offered around 24% speed reduction compared to 16 threads. Furthermore, PAwV with double precision vectorisation using AVX2 offered speed reduction of 26%, while scaling from 16 OpenMP threads to 32 offered almost no scaling at 256 parallel instances upwards.

The nature of ACO pheromone sharing and probability calculations does not require double precision and therefore can be substituted with single-precision calculations.

AVX2 offers 256-bit manipulations, therefore increasing theoretical throughput by a factor of 2, compared to double precision. 36% decrease in execution time was obtained, as not all parts of the code can take advantage of SIMD.

Furthermore, doing 5 ant sequential local search within each parallel instance increases time linearly and produces little time savings in terms of solutions explored. The overall scaling factor at 1024 parallel instances compared to sequential execution at PAwV (single precision with AVX2 and 16c2t) is therefore 25.4x.

### 6.2.2. Xeon Phi {#s0100}

Similar experiments were also conducted on the Xeon Phi hardware, [Table 8](#t0040){ref-type="table"} . Due to the poor convergence rate and search capability, the execution time for IAC was not measured. Xeon Phi differs from Hardware A with the ability to utilise up to 4 hyper-threads per core and AVX512 instruction set. Although Hardware B has 68 physical cores, for more straightforward comparison on base 2, only 64 were used in experiments. At 1024 parallel instances on double-precision PA, having 2 threads and 4 threads per core does offer speedup of 30% and 42% respectively, compared to 1 thread per core. Moving to the vectorised implementation of 256-bit AVX2, gains additional speedup of around 37% across all parallel instances, however, did not benefit from 4 hyper-threads. Furthermore, exploiting the AVX512 instruction set offers a further 24% speedup compared to AVX2. In this configuration having 4 hyper threads per core worsens the speed performance (3.644 s vs 3 s). Like Hardware A, PAwV was explored with single precision and offered near-perfect scaling on 1024 parallel instances with 4 hyper-threads per core, or 40% overall speed improvement compared to PAwV with double precision (3 s vs 1.804 s). Alike Hardware A, having 5 sequential local ants does not provide any time savings and time increases linearly. The overall scaling factor at 1024 parallel instances compared to sequential execution at PAwV (single precision with AVX512 and 64c4t) is therefore 148x.Table 8Hardware B wall-clock time per iteration, in seconds. KMP config is environment variable set as part of KM_PLACE_THREADS, for all instances KMP_AFFINITY = scatter, optimisation level /O3, favour speed /Ot.**Hardware B - Xeon Phi computation time per iteration (in seconds)**ConfigurationThe number of Parallel InstancesKMP config12481632641282565121024PA, double precision64c,1t0.6870.6870.7250.7260.7260.7290.7341.4172.7875.94111.08964c,2t1.0141.9743.8457.66964c,4t1.0871.6063.2266.438PAwV, double precision, AVX264c,1t0.4080.4110.4300.4310.4330.4340.4380.8181.5783.0946.11464c,2t0.5631.0472.0223.96464c,4t0.6251.1012.0724.082PAwV, double precision, AVX51264c,1t0.3040.3090.3260.3260.3270.3320.3350.6081.1522.2424.40464c,2t0.4460.8091.5353.00064c,4t0.4940.9821.9133.644PAwV, single precision, AVX51264c,1t0.2610.2660.2820.2840.2840.2870.2880.5210.9701.9003.80664c,2t0.3590.6461.2102.36164c,4t0.4120.5420.9571.804PAwV, single precision, AVX512, with 5 sequential ant local search64c,1t1.1051.1231.1951.2001.2051.2051.2152.3424.6019.13618.84464c,2t1.4892.9155.74311.81564c,4t1.5532.2254.4289.054

### 6.2.3. GPUs {#s0105}

A further set of experiments were also conducted for GPU, [Table 9](#t0045){ref-type="table"} . The implementation with no vectorisation (Blocks x1), uses 1 thread per CUDA block to compute one solution, therefore 1024 parallel instances require 1024 blocks. Similarly, for (Blocks x32), 32 threads are used per block, each thread computing its own solution independently. For parallel instances of 32, only 1 block would be used with 32 threads. The implementation of no vectorisation utilises no shared memory; however, all static problem metadata is stored as textures. A single kernel is launched, and the best solution across all parallel instances is returned.Table 9Hardware C wall-clock time per iteration, in seconds. The total number of parallel instances are adjusted for the thread-block dimensions. Compiled with CUDA 9.0. 1x, 2x and 4x correspond to the number of devices used to compute.**Hardware C - GPU computation time per iteration (in seconds)**ConfigurationThe number of Parallel Instances124816326412825651210241x GPU no vectorisation (Blocks × 1)46.79247.63447.61047.49947.45848.91450.81153.47460.845126.897229.0801x GPU no vectorisation (Blocks × 32)----------108.316110.571112.512113.214114.512115.2191x GPU with vectorisation (Blocks x32)----------49.89052.45754.18055.40958.80264.5691x GPU with vectorisation (Blocks x64)------------57.13958.58659.67661.03165.8402x GPU with vectorisation (Blocks x32)------------50.04852.63455.47155.50960.8564x GPU with vectorisation (Blocks x32)--------------50.06252.70254.40655.879

Vectorized version implements architecture described in ([@b0035]), storing the route choice matrix in shared memory and utilising local warp reduction for sum and max operations. Each thread-block builds its solution, while the extra 32 threads assist with the reduction operations, memory copies and fitness evaluation. [Table 9](#t0045){ref-type="table"} shows a comparison between the two implementations. Implementation without vectorisation performs on average two times slower compared to the vectorised version. Furthermore, 64 threads per block (Blocks x64) performs slower than 32 threads per block (Block x32).

Next, scaling across multiple GPUs were explored. Each device takes a proportion of 1024 instances with unique seed values and after each iteration, the best overall solution is reduced. In the case of 2 GPUs and 1024 parallel instances, each device will compute 512 parallel instances concurrently. Scaling across 2 (2x) and 4 GPUs (4x) did not provide any significant speedup (only 10%). This is due to the fact that each iteration consumes at least 50 s and scaling across multiple GPUs adds almost no overhead. The maximum number of parallel instances might need to be increased to fully utilise all 4 GPUs to the point where all Streaming Multiprocessors (SMs) are saturated and increasing block count increases the computation time linearly.

GPU implementation is, therefore, one magnitude of order slower than that of CPU. However, this could be explained by the nature of the problem and not be specific to ACO architecture, as there have been a lot of success on GPUs solving simple, low memory footprint TSP instances ([@b0265], [@b0035], [@b0135]). However, the problem addressed in this paper requires a lot of random global memory access to check for all restrictions such as order limits, capacity constraints and weight limits, which are too big to be stored on the shared memory.

6.3. Hardware comparison and speed of convergence {#s0110}
-------------------------------------------------

If both convergence rate of the architecture and the speed of the hardware is considered, an estimate can be made on what would be the average wall-clock time to converge to specific solution quality. The fastest configuration for both Hardware A ([Table 7](#t0035){ref-type="table"}) and Hardware B ([Table 8](#t0040){ref-type="table"}) was chosen and then multiplied by the number of iterations required to reach a specific solution quality ([Table 6](#t0030){ref-type="table"}) to obtain an estimate of the compute time required ([Table 10](#t0050){ref-type="table"} ). Therefore, a fairer real-life impact can be derived.Table 10Estimated time (in seconds) required to converge to specific solution quality. Calculated by multiplying the number of iterations by the time taken for iteration for individual best performing hardware configuration. Solution quality is expressed as a percentage of the proximity of the best-know solution (2,701,367.58).**Estimated time required (in seconds) to reach specific solution quality**ArchitectureCheckpoint of optimal solutionThe number of parallel instances12481632641282565121024Hardware A - TR1950x99.00%1.461.241.301.391.642.193.044.137.5215.1029.6399.25%2.191.992.071.942.293.065.319.6415.0330.1959.2599.50%1539.02128.823.373.333.934.818.3515.1427.5650.3298.7599.60%476.40146.3312.7814.8834.9219.2735.0765.42128.3899.75%188.60155.33140.91266.6399.90%805.201333.13Hardware B - Xeon Phi 7250F99.00%7.846.667.047.097.107.185.766.188.1314.3627.0699.25%11.7610.6511.279.929.9410.0510.0814.4216.2628.7154.1299.50%8282.30689.6718.3117.0117.0415.7915.8422.6629.8147.8590.2099.60%2588.73748.4955.3948.8066.2628.8437.9462.21117.2699.75%282.22168.02133.98243.5499.90%765.601217.70Hardware C - GPU99.00%140411911190118711861223100175179181683899.25%2106190519041662166117121752175215811632167699.50%1,482,595123,37330952850284726902753275328992720279499.60%437,536125,3989254831511,511350436893536363299.75%16,3387617754499.90%43,52537,719

If one only considers the best time to converge to 99% solution quality, Hardware A can do that in 1.24 s on average while Hardware B would take 6.66 s. Furthermore, if we look at 99.5% solution quality, Hardware A would take 3.33 s while Hardware B − 17.01 s. Faster clock speed for Hardware A gives an advantage over Hardware B at lower solution quality checkpoints. In contrast, at 99.75% and 99.9% solution quality, Hardware B outperforms. More experimentation is required to determine if exploring more than 768 k solutions at lower Parallel Instance count affects the dynamics at the 99.75--99.9% range. In addition, best computation time to achieve specific solution quality was also compared in [Fig. 7](#f0035){ref-type="fig"} , where the estimated best computation time required (in logarithmic) is plotted against three tested architectures across various solution quality checkpoints. [Fig. 7](#f0035){ref-type="fig"} clearly shows that GPU results (Hardware C) were considerably slower and therefore, authors conclude that GPUs are not suitable for the supply chain problem solved.Fig. 7Parallel Ants best estimated computation time per solution quality for supply chain problem to converge to specific solution quality. Solution quality is expressed as a percentage of the proximity of the best-know solution (2,701,367.58).

6.4. Comparisons using the travelling salesman problem {#s0115}
------------------------------------------------------

In addition to the real-world supply chain problem, a single TSP instance with 318 cities (lin318) is selected for comparison. The lin318 instance is small enough such that all experiments can be computed quickly but large enough to see measurable differences between hardware architectures explored. Like in the supply chain problem, solution quality checkpoints against optimal fitness value of 42,029 were recorded during the convergence process. Moreover, just like in supply chain problem, PA outperformed IAC architecture for solving lin318. The lin318 computation time was plotted against various hardware solutions and solution quality checkpoints in [Fig. 8](#f0040){ref-type="fig"} .Fig. 8Parallel Ants computation time per solution quality for lin318 TSP to converge to specific solution quality. Solution quality is expressed as a percentage of the proximity of the best-know solution (a distance of 42029).

When solving the lin318 TSP instance, Hardware A performs faster than Hardware B for solution quality between 99.0 and 99.6% and slower for higher solution quality, similar to the supply chain problem results in [Fig. 7](#f0035){ref-type="fig"}. Although Hardware C - GPU performed magnitudes slower in supply chain problem, for the TSP instance it was able to converge faster than Hardware A and Hardware B. Therefore, authors can confirm the findings of ([@b0265], [@b0035], [@b0135]), that suggest that GPUs offer speedup over CPU counterpart when routing simple TSPs. However, authors also acknowledge that these dynamics do not apply for a more complex real-world routing problem where GPU is magnitudes slower than CPU counterparts (Hardware A or Hardware B) due to the additional *meta*-data required to be stored during solution creation.

7. Conclusions & further work {#s0120}
=============================

Nature-inspired meta-heuristic algorithms such as Ant Colony Optimization (ACO) have been successfully applied to multiple different optimisation problems. Most work focuses on the Travelling Salesman Problem (TSP). While TSPs are a good benchmark for new idea comparison, the dynamics of the proposed algorithms for benchmarks do not always match to a real-world performance where the problem has more constraints (more meta-data during solution creation). Furthermore, speed and fitness performance comparisons are not always completely fair when compared to a sequential implementation. This work explored the dynamics of different ACO architectures applied to benchmark and real-world problem. The experimental results demonstrate that the results obtained from the TSP benchmarks cannot be generalised to the real-world applications, especially in terms of hardware performance and usage. Therefore, our findings demonstrate that in order to achieve the generalisable conclusions, the experimental work has to be completed on both: standard benchmarks and real-world applications.

Furthermore, our work solves a real-world outbound supply chain network optimisation problem and compares two different ACO architectures -- Independent Ant Colonies (IAC) and Parallel Ants (PA). It was concluded that PA outperformed IAC in all instances, as IAC failed to find any better solution than 99.5% of optimal. In comparison, PA was able to find a near-optimal solution (99.9%) in fewer iterations due to effective pheromone sharing across ants after each iteration. Furthermore, PA shows that it consistently finds a better solution with the same number of iterations as the number of parallel instances increase.

Moreover, a detailed speed performance was measured for three different hardware architectures -- 16 core 32 thread workstation CPU, 68 core server-grade Xeon Phi and general-purpose Nvidia GPUs. Results showed that although GPUs can scale when solving simple TSP (as confirmed by multiple other studies), those scaling dynamics do not transfer to more complex the real-world problem. Memory access footprint required to check capacity limits and weight constraints did not fit on small shared memory on GPU. Thus, it performed 29 times slower than the other two hardware solutions even when running 4 GPUs in parallel. Therefore, authors consider this finding a new knowledge with surprise value.

When compared to a real-life impact on the time required to reach a specific solution quality, both CPU and Xeon Phi optimised-vectorised implementations showed comparable speed performance; with CPU taking the lead with lower Parallel Instances count due to the much higher clock frequency. At near-optimal solution (99.75%+) and 1024 parallel instances, Xeon Phi was able to take full advantage of AVX512 instruction set and outperformed CPU in terms of speed. Therefore, compared to an equivalent sequential implementation at 1024 parallel instances, CPU was able to scale 25.4x while Xeon Phi achieved a speedup of 148x.

Since PA fitness performance increases as the number of parallel instances increase, it would be worth looking into scaling above 1024 instances using either cluster of CPUs or clusters of Xeon Phi's, which will be part of the future work. Furthermore, Field Programmable Gate Arrays (FPGAs) might have the potential to take advantage of highly vectorised ACO, which is another area of possible future research.
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Groups of 32 threads, are known as CUDA warps. For information refer to: [[https://devblogs.nvidia.com/using-cuda-warp-level-primitives/]{.ul}](https://devblogs.nvidia.com/using-cuda-warp-level-primitives/){#ir005}

OpenMP API website and documentation [[https://www.openmp.org/]{.ul}](https://www.openmp.org/){#ir010}

CUDA documentation [[https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html]{.ul}](https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html){#ir015}.

Detailed description of Xeon Phi memory and cache modes available at: [[https://software.intel.com/en-us/articles/intel-xeon-phi-x200-processor-memory-modes-and-cluster-modes-configuration-and-use-cases]{.ul}](https://software.intel.com/en-us/articles/intel-xeon-phi-x200-processor-memory-modes-and-cluster-modes-configuration-and-use-cases){#ir020}

OpenMP Thread Affinity Control [[https://software.intel.com/en-us/articles/openmp-thread-affinity-control]{.ul}](https://software.intel.com/en-us/articles/openmp-thread-affinity-control){#ir025}

Supplementary data to this article can be found online at <https://doi.org/10.1016/j.cie.2020.106610>.
